Your IP : 216.73.217.152

Current Path : /proc/self/root/opt/alt/python37/share/doc/alt-python37-pyparsing-doc/examples/verilog/
Upload File :
Current File : //proc/self/root/opt/alt/python37/share/doc/alt-python37-pyparsing-doc/examples/verilog/load_out.v

// Verilog HDL for "RSFQ.lib", "load_out" "_functional"

module load_out (in);

input in;

endmodule